
DS33Z41DK
2 of 44
TABLE OF CONTENTS
GENERAL DESCRIPTION..........................................................................................................1
ORDERING INFORMATION .......................................................................................................1
DESIGN KIT CONTENTS............................................................................................................1
COMPONENT LIST.....................................................................................................................3
PC BOARD ERRATA..................................................................................................................9
FILE LOCATIONS.......................................................................................................................9
BASIC OPERATION..................................................................................................................10
POWERING UP THE DESIGN KIT ...............................................................................................................10
General............................................................................................................................................................... 10
BASIC DS33Z41 INITIALIZATION (USED FOR ALL QUICK SETUPS) .............................................................10
Quick Setup #1 (Device Driver + DS21458 T1/E1)............................................................................................ 11
Quick Setup #2 (DS21458 T1/E1, Register Based)........................................................................................... 11
Configuration Note: Using a Single System ....................................................................................................... 11
Configuration Note: A Mixing Device Driver and Register-Based Modes .......................................................... 11
CONFIGURATION SWITCHES AND JUMPERS......................................................................12
ADDRESS MAP (ALL CARDS) ................................................................................................14
QUAD T1/E1 RESOURCE CARD FPGA REGISTER MAP ............................................................................14
ID REGISTERS..........................................................................................................................14
CONTROL REGISTERS .......................................................................................................................15
DS33Z41 INFORMATION..........................................................................................................16
DS33Z41DK INFORMATION ....................................................................................................16
TECHNICAL SUPPORT............................................................................................................16
DOCUMENT REVISION HISTORY ...........................................................................................16
SCHEMATICS ...........................................................................................................................17
LIST OF FIGURES
Figure 1. System Floorplan.......................................................................................................................................... 8
Figure 2. DS21458 Resource Card Floorplan ............................................................................................................. 8
Figure 3. Schematic Hierarchy and Floorplan ........................................................................................................... 17
LIST OF TABLES
Table 1. Component List (Decoupling Caps Not Shown)............................................................................................ 3
Table 2. Main Board PC Board Configuration ........................................................................................................... 12
Table 3. Overview of Daughter Card Address Map................................................................................................... 14
Table 4. Quad T1/E1 Processor Card FPGA Register Map...................................................................................... 14
Komentarze do niniejszej Instrukcji